International Electrotechnical Commission

Publication detail

Reference	ISO/IEC 18372 ed1.0 withdrawn corrigendum	> preview
Title	Information technology - RapidIO TM interconnect specification
Publication date	2004-12-15
Format, price (Swiss francs) and language	238.- 399 pages 238.- 2248 Kb
Abstract	The RapidIO architecture was developed to address the need for a high-performance low pin count packet-switched system level interconnect to be used in a variety of applications as an open standard. The architecture is targeted toward networking, telecom, and high performance embedded applications. It is intended primarily as an intra-system interface, allowing chip-to-chip and board-toboard communications at Gigabyte per second performance levels. It provides a rich variety of features including high data bandwidth, low-latency capability and support for high-performance I/O devices, as well as providing globally shared memory, message passing, and software managed programming models.
Technical Committee	JTC 1/SC 25 - Interconnection of information technology equipment
ICS Codes	35.200 Interface and interconnection equipment
Replaced by
Work in progress	Project Stage code Forecast publication date ISO/IEC 18372 Ed.2  CAN n/a

Search

>> Advanced search

Quick access by ref. number

Basket

Your basket is empty

Your country is :
Your TVA is : You must login...

Payment

Just Published

1. IEC 60601-1-SER Ed. 1.0
2. IEC 60601-1-9-am1 Ed. 1.0
3. IEC 61747-40-1 Ed. 1.0
4. IEC 62496-2-4 Ed. 1.0
5. IEC 62506 Ed. 1.0
6. IEC 62693 Ed. 1.0
7. IEC 62739-1 Ed. 1.0

>> Published in the last 30 days

Bestsellers

1. IEC 60068-2-30 Ed. 3.0
2. IEC 60068-2-2 Ed. 5.0
3. IEC 60529 Ed. 2.1
4. IEC 61010-1 Ed. 3.0
5. IEC 62133 Ed. 2.0
6. IEC 60068-2-2 Ed. 5.0
7. IEC 60068-2-1 Ed. 6.0
8. IEC 60068-2-2 Ed. 5.0
9. IEC 61000-3-3 Ed. 3.0
10. IEC 62304 Ed. 1.0