IEC > Webstore > Search > Register > Check out > Payment > Order confirmation

Publication detail

 
Reference IEC 60191-6-10 ed1.0 withdrawn corrigendum
> preview
Title Mechanical standardization of semiconductor devices - Part 6-10: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Dimensions of P-VSON
Publication date 2003-11-19
Format, price
(Swiss francs)
and language
50.- 24 pages
50.- 1186 Kb
 
Abstract IEC 60191-6-10:2003 provides the common outline drawings and dimensions for all types of structures and composed materials of plastic very thin small outline non-lead package (hereinafter called P-VSON).
Technical Committee 47D - Semiconductor devices packaging  RSS
ICS Codes
31.080.01 Semiconductor devices in general
 
Replaced by
Stability date 2020
 
Work in progress
ProjectStage codeForecast publication date
No project under development--


Search

>> Advanced search

Quick access by ref. number



Basket

Your basket is empty
Your country is :
Your TVA is : You must login...

Payment

Accepted credit cards:
Prices in CHF (Swiss francs)
Request a pro forma to pay by bank transfer or cheque
Learn how to share your publications with your colleagues, using networking options
Prices in CHF (Swiss francs)
We accept the following credit cards:
To pay by bank transfer: request a pro forma
If you purchase regularly through the IEC Webstore you can open a corporate account

Just Published

>> Published in the last 30 days

Bestsellers

  1. IEC 60601-1-2 Ed. 4.0
  2. IEC 60529 Ed. 2.2
  3. IEC 60502-2 Ed. 3.0
  4. IEC 61000-4-6 Ed. 4.0
  5. IEC 60034-30-1 Ed. 1.0
  6. IEC 62446 Ed. 1.0
  7. IEC 61010-1 Ed. 3.0
  8. IEC 60601-1 Ed. 3.1
  9. IEC 60812 Ed. 2.0
  10. IEC 61851-24 Ed. 1.0