INTERNATIONAL STANDARD

IEC 61025

Second edition 2006-12

Fault tree analysis (FTA)

This **English-language** version is derived from the original **bilingual** publication by leaving out all French-language pages. Missing page numbers correspond to the French-language pages.



INTERNATIONAL STANDARD

IEC 61025

Second edition 2006-12

Fault tree analysis (FTA)

© IEC 2006 Copyright - all rights reserved

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch Web: www.iec.ch



CONTENTS

INTRODUCTION. 11 1 Scope	FΟ	REWORD		7		
2 Normative references 13 3 Terms and definitions 13 4 Symbols 19 5 General 21 5.1 Fault tree description and structure 21 5.2 Objectives 23 5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree development and evaluation 35 7 Fault tree development and evaluation 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103	INT	RODUCTION		11		
2 Normative references 13 3 Terms and definitions 13 4 Symbols 19 5 General 21 5.1 Fault tree description and structure 21 5.2 Objectives 23 5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree development and evaluation 35 7 Fault tree development and evaluation 37 7 Fault tree development and evaluation 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103 Figure 2 – Fault tree representation of a series struct		_				
3 Terms and definitions 13 4 Symbols 19 5 General 21 5.1 Fault tree description and structure 21 5.2 Objectives 23 5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree development and evaluation 35 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed pr		•				
4 Symbols 19 5 General 21 5.1 Fault tree description and structure 21 5.2 Objectives 23 5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree obstruction 41 7.6 Failure						
5 General 21 5.1 Fault tree description and structure 21 5.2 Objectives 23 5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103 Figure 1 — Explanation of terms used in fault tree analyses 19 Figure 2 — Fault tree representation of a series structure 45 Figure 3 — Fault tree representation of parallel, active redunda	3	Terms and definitions				
5.1 Fault tree description and structure 21 5.2 Objectives 23 5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree analysis 75 8 Identification and labelling in a fault tree 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81	4	Symbols				
5.2 Objectives 23 5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103 Figure 1 – Explanation of terms used in fault tree analyses 19 Figure 2 – Fault tree representation of parallel, active redundancy 47	5	General				
5.3 Applications 23 5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103 Figure 1 – Explanation of terms used in fault tree analyses 19 Figure 2 – Fault tree representation of a series structure 45 Figure 3 – Fault tree representation of parallel, active redu		5.1 Fault tree description and structure				
5.4 Combinations with other reliability analysis techniques 25 6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103 Figure 1 – Explanation of terms used in fault tree analyses 19 Figure 2 – Fault tree representation of a series structure 45 Figure 3 – Fault tree representation of parallel, active redundancy 47 Figure 4 – En example of		•				
6 Development and evaluation 29 6.1 General considerations 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103 Figure 1 – Explanation of terms used in fault tree analyses 19 Figure 2 – Fault tree representation of a series structure 45 Figure 3 – Fault tree representation of parallel, active redundancy 47 Figure 4 – En example of fault tree showing different gate types 51 Figure 5 – Rectangular gate and events representation 53		• • •				
6.1 General considerations. 29 6.2 Required system information 35 6.3 Fault tree graphical description and structure 37 7 Fault tree development and evaluation 39 7.1 General 39 7.2 Scope of analysis 39 7.3 System familiarization 39 7.4 Fault tree development 39 7.5 Fault tree construction 41 7.6 Failure rates in fault tree analysis 75 8 Identification and labelling in a fault tree 75 9 Report 77 Annex A (informative) Symbols 81 Annex B (informative) Detailed procedure for disjointing 95 Bibliography 103 Figure 1 - Explanation of terms used in fault tree analyses 19 Figure 2 - Fault tree representation of a series structure 45 Figure 3 - Fault tree representation of parallel, active redundancy 47 Figure 4 - En example of fault tree showing different gate types 51 Figure 5 - Rectangular gate and events representation 53	_					
6.2 Required system information	6	-				
6.3 Fault tree graphical description and structure						
7 Fault tree development and evaluation		•				
7.1General397.2Scope of analysis397.3System familiarization397.4Fault tree development397.5Failure rates in fault tree analysis758Identification and labelling in a fault tree759Report77Annex A (informative) Symbols81Annex B (informative) Detailed procedure for disjointing95Bibliography103Figure 1 - Explanation of terms used in fault tree analyses19Figure 2 - Fault tree representation of a series structure45Figure 3 - Fault tree representation of parallel, active redundancy47Figure 4 - En example of fault tree showing different gate types51Figure 5 - Rectangular gate and events representation53	7		•			
7.2Scope of analysis397.3System familiarization397.4Fault tree development397.5Fault tree construction417.6Failure rates in fault tree analysis758Identification and labelling in a fault tree759Report77Annex A (informative)Symbols81Annex B (informative)Detailed procedure for disjointing95Bibliography103Figure 1 - Explanation of terms used in fault tree analyses19Figure 2 - Fault tree representation of a series structure45Figure 3 - Fault tree representation of parallel, active redundancy47Figure 4 - En example of fault tree showing different gate types51Figure 5 - Rectangular gate and events representation53	,	•				
7.3System familiarization397.4Fault tree development397.5Fault tree construction417.6Failure rates in fault tree analysis758Identification and labelling in a fault tree759Report77Annex A (informative)Symbols81Annex B (informative)Detailed procedure for disjointing95Bibliography103Figure 1 - Explanation of terms used in fault tree analyses19Figure 2 - Fault tree representation of a series structure45Figure 3 - Fault tree representation of parallel, active redundancy47Figure 4 - En example of fault tree showing different gate types51Figure 5 - Rectangular gate and events representation53						
7.4Fault tree development397.5Fault tree construction417.6Failure rates in fault tree analysis758Identification and labelling in a fault tree759Report77Annex A (informative) Symbols81Annex B (informative) Detailed procedure for disjointing95Bibliography103Figure 1 – Explanation of terms used in fault tree analyses19Figure 2 – Fault tree representation of a series structure45Figure 3 – Fault tree representation of parallel, active redundancy47Figure 4 – En example of fault tree showing different gate types51Figure 5 – Rectangular gate and events representation53		•				
7.6 Failure rates in fault tree analysis		•				
8 Identification and labelling in a fault tree		7.5 Fault tree cons	truction	41		
9 Report		7.6 Failure rates in	fault tree analysis	75		
Annex A (informative) Symbols	8	Identification and lab	elling in a fault tree	75		
Annex B (informative) Detailed procedure for disjointing	9	Report				
Bibliography	Anı	nex A (informative) S	ymbols	81		
Figure 1 – Explanation of terms used in fault tree analyses	Anı	nex B (informative) D	etailed procedure for disjointing	95		
Figure 2 – Fault tree representation of a series structure	Bib	liography		103		
Figure 3 – Fault tree representation of parallel, active redundancy	Fig	ure 1 – Explanation o	terms used in fault tree analyses	19		
Figure 4 – En example of fault tree showing different gate types	Figure 2 – Fault tree representation of a series structure					
Figure 5 – Rectangular gate and events representation	Figure 3 – Fault tree representation of parallel, active redundancy					
	Figure 4 – En example of fault tree showing different gate types					
Figure 6 – An example fault tree containing a repeated and a transfer event	Fig	ure 5 – Rectangular g	ate and events representation	53		
	Fig	ure 6 – An example fa	ult tree containing a repeated and a transfer event	55		
Figure 7 – Example showing common cause considerations in rectangular gate representation	_	•		55		
Figure 8 – Bridge circuit example to be analysed by a fault tree	·					
Figure 9 – Fault tree representation of the bridge circuit						
Figure 10 – Bridge system FTA, Esary-Proschan, no disjointing69						

This is a preview - click here to buy the full publication

61025 © IEC:2006

– 5 –

Figure 11 – Bridge system probability of failure calculated with rare-event approximation	71
Figure 12 – Probability of occurrence of the top event with disjointing	
Figure A.1 – Example of a PAND gate	93
Table A.1 – Frequently used symbols for a fault tree	81
Table A.2 – Common symbols for events and event description	87
Table A.3 – Static gates	89
Table A.4 – Dynamic gates	91

INTERNATIONAL ELECTROTECHNICAL COMMISSION

FAULT TREE ANALYSIS (FTA)

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 61025 has been prepared by IEC technical committee 56: Dependability.

The text of this standard is based on the following documents:

FDIS	Report on voting	
56/1142/FDIS	56/1162/RVD	

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This second edition cancels and replaces the first edition, published in 1990, and constitutes a technical revision.

61025 © IEC:2006

-9 -

The main changes with respect to the previous edition are as follows:

- added detailed explanations of fault tree methodologies
- added quantitative and reliability aspects of Fault Tree Analysis (FTA)
- expanded relationship with other dependability techniques
- added examples of analyses and methods explained in this standard
- updated symbols currently in use

Clause 7, dealing with analysis, has been revised to address traditional logic fault tree analysis separately from the quantitative analysis that has been used for many years already, for reliability improvement of products in their development stage.

Some material included previously in the body of this standard has been transferred to Annexes A and B.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this publication will remain unchanged until the maintenance result date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- · reconfirmed,
- withdrawn,
- · replaced by a revised edition, or
- · amended.

61025 © IEC:2006

- 11 -

INTRODUCTION

Fault tree analysis (FTA) is concerned with the identification and analysis of conditions and factors that cause or may potentially cause or contribute to the occurrence of a defined top event. With FTA this event is usually seizure or degradation of system perfomance, safety or other important operational attributes, while with STA (success tree analysis) this event is the attribute describing the success.

FTA is often applied to the safety analysis of systems (such as transportation systems, power plants, or any other systems that might require evaluation of safety of their operation). Fault tree analysis can be also used for availability and maintainability analysis. However, for simplicity, in the rest of this standard the term "reliability" will be used to represent these aspects of system performance.

This standard addresses two approaches to FTA. One is a qualitative approach, where the probability of events and their contributing factors, — input events — or their frequency of occurrence is not addressed. This approach is a detailed analysis of events/faults and is known as a qualitative or traditional FTA. It is largely used in nuclear industry applications and many other instances where the potential causes or faults are sought out, without interest in their likelihood of occurrence. At times, some events in the traditional FTA are investigated quantitatively, but these calculations are disassociated with any overall reliability concepts, in which case, no attempt to calculate overall reliability using FTA is made. The second approach, adopted by many industries, is largely quantitative, where a detailed FTA models an entire product, process or system, and the vast majority of the basic events, whether faults or events, has a probability of occurrence determined by analysis or test. In this case, the final result is the probability of occurrence of a top event representing reliability or probability of fault or a failure.

FAULT TREE ANALYSIS (FTA)

1 Scope

This International Standard describes fault tree analysis and provides guidance on its application as follows:

- definition of basic principles;
 - describing and explaining the associated mathematical modelling;
 - explaining the relationships of FTA to other reliability modelling techniques;
- description of the steps involved in performing the FTA;
- identification of appropriate assumptions, events and failure modes;
- identification and description of commonly used symbols.

2 Normative references

The following referenced documents are indispensable for the application of this document. For the references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60050(191), International Electrotechnical Vocabulary (IEV) – Chapter 191: Dependability and quality of service

IEC 61165, Application of Markov techniques