



TECHNICAL REPORT



**Process management for avionics – Electronic components capability in operation –
Part 2: Semiconductor microcircuit lifetime**

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

ICS 03.100.50; 31.020; 49.060

ISBN 978-2-8322-5769-2

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

| | |
|--|----|
| FOREWORD..... | 4 |
| INTRODUCTION..... | 6 |
| 1 Scope..... | 7 |
| 2 Normative references | 7 |
| 3 Terms, definitions and abbreviated terms | 7 |
| 3.1 Terms and definitions..... | 7 |
| 3.2 Abbreviated terms..... | 10 |
| 4 Lifetime assessment process and method..... | 11 |
| 4.1 General..... | 11 |
| 4.2 Input data for the method | 13 |
| 4.2.1 General | 13 |
| 4.2.2 COTS semiconductor microcircuits and lifetime issues considerations | 13 |
| 4.2.3 Operating and thermal conditions | 13 |
| 4.3 Lifetime requirements in mission..... | 13 |
| 4.3.1 Lifetime requirements for electronic equipment in mission | 13 |
| 4.3.2 Lifetime requirement for COTS semiconductor microcircuit..... | 14 |
| 4.4 Lifetime assessment for COTS semiconductor microcircuit based on the OCM information..... | 14 |
| 4.4.1 Availability of lifetime assessment by the OCM | 14 |
| 4.4.2 Lifetime compliance | 14 |
| 4.5 Lifetime assessment for a COTS semiconductor microcircuit processed by the OEM | 14 |
| 4.5.1 Approach..... | 14 |
| 4.5.2 Risk analysis based on physics of failure (PoF) and the component family | 15 |
| 4.5.3 OCM’s technical data availability and relevance | 15 |
| 4.5.4 Acceleration models assessment paths | 15 |
| 4.6 Lifetime calculation of COTS semiconductor microcircuit in mission..... | 16 |
| 4.7 Lifetime compliance of COTS semiconductor microcircuit in mission..... | 16 |
| 4.8 Situation reconsideration and alternatives..... | 17 |
| 4.8.1 General | 17 |
| 4.8.2 Semiconductor microcircuits change..... | 17 |
| 4.8.3 Lifetime mitigation solutions..... | 17 |
| 4.9 Final report | 18 |
| 5 Considerations with regard to semiconductor ageing level estimation for semiconductor microcircuits..... | 19 |
| Annex A (informative) Failure and degradation mechanisms of COTS semiconductor microcircuits | 20 |
| Annex B (informative) Example of operating and thermal mission profile for a COTS semiconductor microcircuit..... | 22 |
| Annex C (informative) Risk of failure and degradation mechanisms according to the type of COTS semiconductor microcircuit..... | 23 |
| Annex D (informative) BEOL and FEOL technological parameters | 24 |
| Annex E (informative) Generic acceleration models | 25 |
| Annex F (informative) Final report..... | 26 |
| Bibliography..... | 28 |

| | |
|---|----|
| Figure 1 – Process flow for lifetime assessment and selection of COTS semiconductor microcircuits | 12 |
| Figure B.1 – Example of thermal and operating mission profile for a semiconductor microcircuit implemented in an electronic equipment located on the avionic bay of a civil aircraft, assuming 30 °C of thermal dissipation | 22 |
| Table A.1 – Some failure and degradation mechanisms for COTS semiconductor microcircuits | 20 |
| Table C.1 – Typical failure and degradation mechanisms according to the COTS semiconductor microcircuit family and structure | 23 |
| Table D.1 – BEOL and FEOL technological parameters | 24 |
| Table E.1 – Examples of generic acceleration model based on the failure and degradation mechanism, and based on the internal semiconductor microcircuit structure | 25 |
| Table F.1 – Template for final report | 26 |

INTERNATIONAL ELECTROTECHNICAL COMMISSION

PROCESS MANAGEMENT FOR AVIONICS – ELECTRONIC COMPONENTS CAPABILITY IN OPERATION –

Part 2: Semiconductor microcircuit lifetime

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as “IEC Publication(s)”). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

The main task of IEC technical committees is to prepare International Standards. However, a technical committee may propose the publication of a Technical Report when it has collected data of a different kind from that which is normally published as an International Standard, for example "state of the art".

IEC TR 62240-2, which is a Technical Report, has been prepared by IEC technical committee 107: Process management for avionics.

IEC TR 62240-2 adapts and modifies the GIFAS/2015/5022 document that has served as a basis for the elaboration of this Technical Report.

The text of this Technical Report is based on the following documents:

| Draft TR | Report on voting |
|-------------|------------------|
| 107/325/DTR | 107/332/RVDTR |

Full information on the voting for the approval of this Technical Report can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

A bilingual version of this publication may be issued at a later date.

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

INTRODUCTION

Electronic equipment for aerospace, defence and high performance (ADHP) applications integrate more and more commercial off the shelf (COTS) semiconductor microcircuits. These semiconductor microcircuits are above all designed and produced to address high volume and low cost markets such as consumer electronics, telecommunications or microcomputers, whose main requirements are basically cost, integration, performance and low consumption and for which the long term reliability in severe environments (for example vibration, thermal cycling, humidity and operating temperature) is not necessarily an imperative design criterion.

With semiconductor transistor feature size decrease, mainly from 90 nm transistor feature size, early wear-out can arise in COTS semiconductor microcircuits. For example, non-homothetic evolution of semiconductor microcircuit bias voltage and transistor feature size scaling have led to an increase of the electrical fields inside the semiconductor microcircuit and hence changes in classical failure and degradation modes or mechanisms. In addition new transistor architectures and technologies (for example fin field effect transistor (FinFET), fully depleted silicon on insulator (FD-SOI), etc.) and new materials (for example low-k dielectrics, high-k dielectrics, strain source/drain Si-Ge) have been introduced since the generation 90 nm to overcome the scaling issues, contributing potentially to the evolution of failure and degradation modes or mechanisms.

In this context, the lifetime of new generations of COTS semiconductor microcircuits may not meet the lifetime requirements of high performance, high reliability and long duration electronic applications (for example twenty years, thirty years or more). As a consequence, specific reliability assessment and maintenance plans are considered within the semiconductor microcircuit selection activities.

PROCESS MANAGEMENT FOR AVIONICS – ELECTRONIC COMPONENTS CAPABILITY IN OPERATION –

Part 2: Semiconductor microcircuit lifetime

1 Scope

This part of IEC 62240, which is a Technical Report, focuses on original equipment manufacturers (OEMs) using commercial off the shelf (COTS) semiconductor microcircuits for high performance, high reliability and long duration applications. This document supports OEMs in the preparation and maintenance of their semiconductor electronic component management plan (ECMP).

This document describes a process and a method for selecting digital semiconductor microcircuits by ensuring that their lifetime is compatible with the requirements of aerospace, defence and high performance (ADHP) applications (generally in connection with functional environments). Methods and guidelines are provided to assess the long term reliability of COTS semiconductor microcircuits in such applications; they mainly apply during the electronic design phase when selecting semiconductor microcircuits and assessing the application reliability.

Moreover, the document focuses on the intrinsic wear-out and the lifetime of COTS semiconductor microcircuits processed of less than or equal to 90 nm feature size (also called deep sub-micron (DSM) semiconductor microcircuits) and puts aside, at this time, packaging wear-out and random failure mechanisms. In this view, physics of failure (PoF) is at the heart of the approach.

NOTE 1 IEC 62239-1 can assist OEMs in the creation and maintenance of ECMPs.

NOTE 2 SAE ARP6338 can also help the OEM with regard to assessment and mitigation of early wear-out of life-limited semiconductor microcircuits.

NOTE 3 With the evolution of electronic technology and semiconductor microcircuits processed of less than or equal to 90 nm feature size, the current MIL-HDBK-217 handbook or FIDES guide become inappropriate as they are based for the time being on the assumption that the semiconductor electronic component exhibits a constant (random) failure rate and does not have life limits or exhibit wear-out.

Moreover, silicon itself has fundamentally very low failures in time (FIT) rates and the major failure modes are often in the packaging (for example housing, bond wires, etc.).

2 Normative references

There are no normative references in this document.