

# INTERNATIONAL STANDARD

# ISO/IEC 11458

First edition  
1993-12-01

---

---

## **Information technology – Microprocessor systems – VICbus – Inter-crate cable bus**

*Technologies de l'information –  
Systèmes à microprocesseurs –  
VICbus – Bus à câbles inter-châssis*



Reference number  
ISO/IEC 11458: 1993(E)

CONTENTS

	Page
FOREWORD.....	7
Clause	
1 Scope.....	8
2 Introduction to the ISO/IEC 11458 VICbus standard .....	9
2.1 Objectives .....	9
2.2 Standard terminology .....	9
2.2.1 Rule <N.n> .....	9
2.2.2 Recommendation <N.n> .....	9
2.2.3 Permission <N.n> .....	10
2.2.4 Observation <N.n> .....	10
2.3 Other terminology .....	10
2.4 Timing diagrams .....	10
2.5 Tables .....	10
2.6 Data representation .....	10
3 Data transfer bus .....	11
3.1 Introduction .....	11
3.2 DTB cycle types .....	11
3.2.1 Direct cycles .....	12
3.2.2 Transparent cycles .....	12
3.3 Use of the DTB information lines .....	13
3.3.1 The address phase .....	13
3.3.2 The data phase .....	13
3.3.3 Address / data lines AD31-AD00 .....	13
3.3.4 Control lines CL3-CL0 .....	13
3.3.5 Identification lines ID4-ID0 .....	14
3.3.6 Device number signals DN4-DN0 .....	14
3.3.7 Address signals A31-A02 .....	14
3.3.8 Address extension signals AE5-AE0 .....	14
3.3.9 Register select signals RS4-RS0 .....	14
3.3.10 Block transfer signal BLT .....	16
3.3.11 Write signal WRITE .....	16
3.3.12 Byte selection signals LWORD, A01, ASEL0, ASEL1, DSEL0, DSEL1 .....	16
3.3.13 Interrupter number signals IN4-IN0 .....	18
3.3.14 Slave response signal SERR .....	18
3.3.15 Data signals D31-D00 .....	18
3.4 Transparent VME-A64 cycle .....	18
3.5 Data transfer cycle - bus protocols and timing .....	18
3.5.1 Block transfer cycles .....	19
3.5.2 Read-modify-write cycles .....	19
3.6 Compelled protocol .....	21
3.6.1 The address phase .....	21
3.6.2 The data phase .....	21
3.7 Non-compelled protocols .....	23
3.7.1 Non-compelled 1 (NC1) .....	25
3.7.2 Non-compelled 2 (NC2) .....	27
3.8 Slave participation in DTB cycles .....	28

3.9	DTB timing rules .....	29
4	Arbitration .....	41
4.1	Introduction .....	41
4.2	Lines .....	41
4.3	Arbitration protocol .....	41
4.4	Arbiter .....	42
4.5	Requester .....	43
4.6	Transfer of DTB mastership .....	43
4.7	Loss of the arbiter .....	44
4.8	Arbitration timing rules .....	48
5	Interrupts .....	50
5.1	Introduction .....	50
5.2	Lines and signals .....	50
5.3	Interrupt request signal selection .....	50
5.4	Interrupt protocol .....	51
5.5	Interrupter .....	52
5.6	Interrupt handler .....	53
5.7	Timing regulations .....	55
6	Utilities .....	57
6.1	Introduction .....	57
6.1.1	Arbitration lock line ALOCK .....	57
6.1.2	Device failure line DEVFAIL .....	57
6.1.3	Interrupt request select lines INTSEL0 and INTSEL1 .....	57
6.1.4	VICbus reset line VICRESET .....	58
6.2	INTSEL generator selection .....	58
6.3	Reset .....	61
6.3.1	Global reset - VICRESET .....	61
6.3.2	Selective reset .....	61
6.4	Online and offline states .....	62
6.4.1	Regulations .....	63
6.4.2	Power-up condition .....	64
6.5	Fault tolerance .....	64
6.6	Cable connection and disconnection in robust systems .....	65
7	Electrical specifications .....	66
7.1	Introduction .....	66
7.2	Bus drivers and receivers .....	66
7.3	Cables .....	67
7.3.1	Cable characteristics .....	68
7.4	Connectors .....	68
7.5	Terminators .....	70
7.5.1	Arbitration daisy-chain (BG line) termination .....	70
7.5.2	Terminator power .....	70
7.5.3	Terminators and BGLOOP .....	70
7.6	Cable continuity for offline devices .....	72
8	VICbus registers .....	74
8.1	Introduction .....	74
8.2	Register summary .....	74
8.3	Control and status register - CSR .....	75
8.4	Online register - OLR .....	76
8.5	Device operational register - DOR .....	77
8.6	Reset register - RR .....	78

8.7	Transparent register - TR.....	79
8.8	Device identification registers - DIR.....	80

**Annexes**

<b>A</b>	<b>Interfacing between VMEbus and VICbus .....</b>	<b>82</b>
A.1	Introduction .....	82
A.2	Data transfer bus .....	83
A.2.1	Address and data .....	83
A.2.2	VMEbus AM codes .....	83
A.2.3	VICbus slave response .....	83
A.2.4	VMEbus RETRY* .....	84
A.2.5	VMEbus D64 transfers .....	84
A.2.6	VMEbus address only cycles .....	84
A.2.7	Block transfers .....	84
A.3	Interrupts.....	86
A.4	Utilities .....	87
A.4.1	System failure .....	87
A.4.2	System reset .....	88
A.5	VMEbus interface functions .....	89
<b>B</b>	<b>Glossary .....</b>	<b>90</b>
<b>C</b>	<b>Summary of lines and signals .....</b>	<b>93</b>
<b>D</b>	<b>Arbitration dead lock .....</b>	<b>95</b>
<b>E</b>	<b>Wired-OR glitch .....</b>	<b>96</b>
<b>F</b>	<b>VICbus electrical characteristics .....</b>	<b>97</b>
F.1	Electrical termination .....	97
F.2	Practical VICbus implementations .....	98

	Page
Tables	
1	VICbus data representation ..... 10
2	Direct cycles ..... 12
3	Transparent cycles ..... 12
4	Use of the address / data, control and identification lines ..... 15
5	VMEbus byte alignment ..... 17
6	Byte lane alignment ..... 17
7	Transparent VME-A64 signal assignment ..... 18
8	Summary of slave participation in DTB cycles ..... 28
9	Master - timing regulations ..... 36
10	Slave - timing regulations ..... 39
11	Arbiter - timing regulations ..... 48
12	Requester - timing regulations ..... 49
13	Interrupt request multiplexing ..... 50
14	IACK byte alignment ..... 52
15	Summary of interrupt protocol actions ..... 54
16	Interrupts - timing regulations ..... 56
17	INTSEL generator selection - timing regulations ..... 60
18	Summary of the online / offline state of a device following various actions ..... 62
19	Summary of actions permitted in the three online / offline states ..... 62
20	VICbus lines ..... 67
21	VICbus connector pin assignments ..... 69
22	Register summary ..... 74
23	Command and status register ..... 75
24	Online register ..... 76
25	Device operational register ..... 77
26	Reset register ..... 78
27	Transparent register ..... 79
28	Device identification registers - byte assignments ..... 80
29	Device identification register 2 - bit assignments ..... 81
30	Device identification register 3 - bit assignments ..... 81
A.1	VMEbus interface control and status functions ..... 89

	Page
Figures	
1 DTB cycle .....	13
2 Compelled protocol .....	20
3 Non-compelled 1 protocol .....	24
4 Non-compelled 2 protocol .....	26
5 Compelled cycle .....	30
6 Compelled cycle last data transfer and end of cycle .....	31
7 NC1 address phase and first data transfer .....	32
8 NC1 last data transfer and end of cycle .....	33
9 NC2 address phase and first data transfer .....	34
10 NC2 last data transfer and end of cycle .....	35
11 Arbitration-1 .....	45
12 Arbitration-2 .....	46
13 Arbitration-3 .....	47
14 Interrupt request selection timing .....	55
15 INTSEL generator selection .....	59
16 Electrical transmission .....	71
17 Bus grant daisy-chain and BGLOOP .....	72
18 Bus Grant termination and continuity of lines in robust systems .....	73
A.1 Inter-crate block transfers .....	85
A.2 DEVFAIL / SYSFAIL* interconnection for a VMEbus to VICbus interface .....	87
A.3 Reset circuit for a VMEbus to VICbus interface .....	88
D.1 Arbitration dead-lock resolution .....	95
E.1 Wired-OR glitch .....	96
F.1 VICbus termination .....	97
F.2 Device / cable length derating .....	98

## Foreword

ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialised system for world-wide standardisation. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organisation to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organisations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work.

In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.

International Standard ISO/IEC 11458 was prepared by Joint technical committee ISO/IEC JTC 1, *Information technology, SC 26: Microprocessor Systems*.

Annex A forms an integral part of ISO/IEC 11458. Annexes B to F are for information only.

# Information technology - Microprocessor systems - VICbus - Inter-crate cable bus

## 1 Scope

The widespread use of high-performance, multi-processor systems based on backplane buses such as the IEC 821 bus (VMEbus), has inevitably led to the requirement to create multi-crate (-subrack, -chassis, etc.) systems. The VICbus inter-crate cable bus is designed to achieve such assemblies in a standard way.

VICbus, a multiplexed, multi-master, multi-slave cable bus, connects multiple backplane buses or stand-alone devices, providing transparent, softwareless interconnection for low latency short data transactions and fast transmission of data blocks over cables of up to 100 m in length. Address and data signals, each of 32 bits, together with those necessary for the control of the bus protocols, signal multiplexing, reset and error reporting are transmitted on twisted-wire pairs using differential line drivers and receivers. Up to 31 devices are permitted on a single VICbus cable.

VICbus data transfer protocols include both a compelled mode with end-to-end acknowledgement as well as two, high speed, non-compelled modes for high rate data transfers. The compelled protocols allow both broadcast (master write) and broadcast (master read) data transfers. One of the non-compelled protocols allows broadcast transfers, whereas neither permit broadcast operation.

Inter-master arbitration uses an efficient, modified single-level, daisy-chained mechanism. The interrupt mechanism allows 32 interrupt requests, multiplexed on eight physical lines. The specification includes system failure reporting, reset and live connection and disconnection, as well as the specification of control and status registers. Particular attention has been paid to redundancy of operation.

Whilst VICbus has been derived with multi-crate backplane bus systems in mind, this specification does not preclude the design of stand-alone VICbus devices. A normative annex giving rules and recommendations for a VMEbus to VICbus interface has been included, and further, similar annexes for other backplane bus standards will be added as the need arises.