This is a preview - click here to buy the full publication

# INTERNATIONAL STANDARD

ISO/IEC 11518-1

First edition 1995-06-01

# Information technology — High-Performance Parallel Interface —

# Part 1:

Mechanical, electrical and signalling protocol specification (HIPPI-PH)

Technologies de l'information — Interface parallèle à haute performance —

Partie 1: Spécification du protocole mécanique, électrique et de signalisation (HIPPI-PH)



### Contents

#### Page

Forewordv		
Introductionvi		
1 Scope	1	
2 Defini	tions, editorial conventions, and abbreviations1	
3 HIPP 3.1 3.2	I structure	
4 Servi 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.1 4.1	Service primitives2Sequences of primitives3Service primitives summary3Operational sequences3Initiate connection service primitives4Complete the connection service primitives4Flow control service primitives5Packet service primitives6Data transfer service primitives70Hangup service primitives71Control service primitives8	
5 Interfa 5.1 5.2 5.3 5.4	ace format and signals	
6 State 6.1 6.2 6.3 6.4 6.5 6.6	transitions	
7 Timin 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9	DATA BUS and PARITY BUS timing.22Source control signals.22I-Field information.22LLRC22Destination control signals.22Source wait gaps.22	
8 Physi 8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8	Ground signals	

© ISO/IEC 1995

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by an means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

ISO/IEC Copyright Office • Case postale 56 • CH-1211 Genève 20 • Switzerland Printed in Switzerland

## © ISO/IEC

,

# ISO/IEC 11518-1:1995(E)

Annex A	Waveform examples	29
A.1	Introduction	29
A.2	Connection and start packet	29
A.3	End burst, start burst	
A.4	End burst, end packet, start packet, start burst	
A.5	End burst, end packet, disconnect	
A.6	Illegal end termination	
A.7	Rejected connection sequence	
A.8	Aborted connection sequence	33
Annex B	Implementation suggestions	34
B.1	Data rate option control	
B.2	Source READY counter	
B.3	I-Field sampling	
B.4	Short bursts	
B.5	Switching and the I-Field	
B.6	Byte ordering	
Annex C	Error checking	
C.1	Byte parity	
C.2	LLRC	
C.3	Burst length check	36
+		
C.4	Sample LLRC circuit	
+		36
C.4	Sample LLRC circuit	36 38
C.4 Annex D	Sample LLRC circuit	36 38 38
C.4 Annex D D.1	Sample LLRC circuit	36 38 38 38
C.4 Annex D D.1 D.2	Sample LLRC circuit Propagation delay calculation example CLOCK Loading data Cable skew Setup time	36 38 38 38 38 38 38
C.4 Annex D D.1 D.2 D.3	Sample LLRC circuit Propagation delay calculation example CLOCK Loading data Cable skew Setup time Hold time	36 38 38 38 38 38 38 38 38
C.4 Annex D D.1 D.2 D.3 D.4	Sample LLRC circuit Propagation delay calculation example CLOCK Loading data Cable skew Setup time	36 38 38 38 38 38 38 38 38
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6	Sample LLRC circuit Propagation delay calculation example CLOCK Loading data Cable skew Setup time Hold time Tuning delay	36 38 38 38 38 38 38 38 38 38
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E	Sample LLRC circuit Propagation delay calculation example CLOCK Loading data Cable skew Setup time Hold time Tuning delay	36 38 38 38 38 38 38 38 38 38 38 38
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1	Sample LLRC circuit	<ul> <li>36</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>40</li> <li>40</li> </ul>
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1 E.2	Sample LLRC circuit	<ul> <li>36</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>40</li> <li>40</li> <li>40</li> <li>40</li> </ul>
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1 E.2 E.3	Sample LLRC circuit	<ul> <li>36</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>38</li> <li>40</li> <li>40</li> <li>40</li> <li>40</li> <li>40</li> <li>40</li> </ul>
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1 E.2 E.3 E.4	Sample LLRC circuit	36         38         38         38         38         38         38         38         38         38         38         38         38         40         40         40         40         40         40         40         40
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1 E.2 E.3 E.4 E.5	Sample LLRC circuit	36         38         38         38         38         38         38         38         38         38         38         40         40         40         40         40         40         40         40         40         40
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1 E.2 E.3 E.4 E.5 E.6	Sample LLRC circuit	36         38         38         38         38         38         38         38         38         38         38         38         38         40
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1 E.2 E.3 E.4 E.5	Sample LLRC circuit	36         38         38         38         38         38         38         38         38         38         38         38         38         40
C.4 Annex D D.1 D.2 D.3 D.4 D.5 D.6 Annex E E.1 E.2 E.3 E.4 E.5 E.6 E.7	Sample LLRC circuit	36 38 38 38 38 38 38 38 38 38 38 40 40 40 40 40 40 40 40

### © ISO/IEC

#### Tables

Table	1	Data rate options	11
		Connector pin assignments	
		Byte assignments	
		Connector wire assignments	

# Figures

Figure	1	Control hierarchy	
Figure	2	Logical framing hierarchy	2
Figure	3	HIPPI-PH service interface	
Figure	4	Initiate the connection service primitives	
Figure	5	Complete the connection service primitives	4
Figure	6	Flow control service primitives	5
Figure	7	Packet service primitives	
Figure	8	Data transfer service primitives	
Figure	9	Hangup service primitives	7
Figure	10	Control service primitives	8
Figure	11	Status service primitives	9
Figure		Physical framing hierarchy	10
Figure	13	Interface signal summary	10
Figure	14	Data packing	. 12
Figure	15	Source READY flow diagram	
Figure	16	Destination READY flow diagram	. 14
Figure		Source flow diagram	. 16
Figure		Destination flow diagram	
Figure	19	Source driven signals at the Source	
Figure		Source driven signals at the Destination	
Figure	21	Differential circuit	
Figure	22	INTERCONNECT circuit	
Figure		Cable connector – tabs	. 27
Figure		Bulkhead connector - receptacle	. 28
Figure	A.1	Typical HIPPI-PH waveforms	. 29
Figure		Connect, start packet, start burst	. 30
Figure	A.3	End burst, start burst	. 30
Figure	A.4	End burst, end packet, start packet, start burst	. 31
Figure		End burst, end packet, disconnect	. 31
Figure		Illegal end termination	. 32
Figure		Rejected connection sequence	
Figure		Aborted connection sequence	
Figure	<b>B.1</b>	Physical layer switching	. 35
Figure		Switching with intermediate nodes	
Figure		Ordered byte stream mapping	. 35
Figure	B.4	Bit significance within byte 0	. 35
Figure		Parity and LLRC example	
Figure		Representative LLRC circuit	. 37
Figure		Propagation delay example block diagram	. 39
Figure		Connector alignment guide	. 42
Figure	E.2	Maximum connector footprint	. 42

#### Foreword

ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialized system for worldwide standardization. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work.

In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC 1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.

International Standard ISO/IEC 11518-1 was prepared by Joint Technical Committee ISO/IEC JTC 1, *Information technology*, Subcommittee SC 25, *Interconnection of information technology equipment*.

ISO/IEC 11518 consists of the following parts, under the general title *Information technology* — *High-Performance Parallel Interface*:

- Part 1: Mechanical, electrical and signalling protocol specification (HIPPI-PH)
- Part 2: Framing Protocol (HIPPI-FP)
- Part 3: Encapsulation of ISO 8802-3 Logical link control protocol data units (HIPPI-LE)
- Part 4: Mapping of HIPPI to IPI device generic command sets (HIPPI-IPI)
- Part 5: Memory Interface (HIPPI-MI)
- Part 6: Physical Switch Control (HIPPI-SC)

Annexes A to E of this part of ISO/IEC 11518 are for information only.

### Introduction

This part of ISO/IEC 11518 defines the physical layer of an efficient simplex highperformance point-to-point interface operating at speeds of 800 or 1 600 Mbit/s. The -PH abbreviation stands for "physical layer".

Characteristics of this HIPPI physical layer interface include

 $-\,$  point-to-point connections use one or two copper twisted-pair cables for distances of up to 25 m.

- the HIPPI-PH is a simplex interface, capable of transferring data in one direction only. Two HIPPI-PHs may be used to implement a full-duplex interface.

- data transfers are performed and flow controlled in increments of bursts, each burst normally containing 256 words.

- signalling and control sequences are kept simple, and a look-ahead flow control is used, to allow average transfer rates for large file transfers to approach the peak transfer rate, even over distances longer than specified for the HIPPI-PH cables.

- the HIPPI-PH provides support for low-latency, real-time, and variable size packet transfers.

- the HIPPI-PH is designed to facilitate use in a circuit-switched environment. In support of this feature, a limited information field is available for subdevice addressing or other nonspecified control functions during the connection phase of operation. One round-trip cable delay is required to establish or terminate a connection.

- the HIPPI-PH is also designed to transmit multiple packets after a connection has been established. No round-trip cable delays are required between packets.

Figure 1 shows the interrelationship of the different clauses of this part of ISO/IEC 11518. The upper-layer protocols and station management protocols are not covered in this part of ISO/IEC 11518.

Upper-layer and station management protocols
Service interface
(Clause 4)
State transitions
(Clause 6)
Electrical signals
(Clauses 5,7,8)

Figure 1 – Control hierarchy

INTERNATIONAL STANDARD © ISO/IEC

# Information technology – High-Performance Parallel Interface –

# **Part 1:** Mechanical, electrical, and signalling protocol specification (HIPPI-PH)

#### 1 Scope

This part of ISO/IEC 11518 provides the mechanical, electrical and signalling protocol specifications for an efficient simplex high-performance point-to-point interface between pieces of data-processing equipment.

The interface described in this part of ISO/IEC 11518 can be operated at peak data rates of 800 or 1 600 Mbit/s, over distances of up to 25 m by means of copper cabling. A distance-independent signalling protocol allows the average data rates to approach the peak data rates, even over distances longer than specified for the HIPPI-PH.

The purpose of this part of ISO/IEC 11518 is to facilitate the development and use of computer systems by providing a common interface at the physical and data framing layers. It provides an efficient interconnection between computers, high-performance display systems, and high-performance, intelligent block-transfer peripherals. The interface is optimized for large block transfers.