IEC 61691-6:2009 

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

English
CHF 

Do you need a multi-user copy?

English
CHF 

Preview

Abstract

IEC 61691-6:2009(E) Defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.

Look inside


Additional information

Publication typeInternational Standard
Publication date2009-12-14
Edition1.0
Available language(s)English
TC/SCTC 91 - Electronics assembly technologyrss
ICS25.040.01 - Industrial automation systems in general
35.060 - Languages used in information technology
Stability date  2023
Pages332
File size5004 KB

The following test report forms are related:


Related publications

Share this page


Share your publications

Learn how to share your publications with your colleagues, using networking options.

Payment information

Our prices are in Swiss francs (CHF). We accept all major credit cards (American Express, Mastercard and Visa), PayPal and bank transfers as form of payment.


Keep in touch

Keep up to date with new publication releases and announcements with our free IEC Just Published email newsletter.

Contact customer services

Please send your enquiry by email or call us on +41 22 919 02 11 between 09:00 – 17:00 CET Monday to Friday.