IEC 62530-2
IEC 62530-2:2023
SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual
IEC 62530-2:2023 establishes the Universal Verification Methodology (UVM), a set of application programming interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800™.1. This is an IEC/IEEE dual logo standard.
CHF 450.-
Technical committee
TC 91 Electronics assembly technology| Publication type | International Standard |
| Publication date | 2023-10-11 |
| Edition | 2.0 |
| ICS | 25.040.01 35.060 |
| Stability date | 2028 |
| ISBN number | 9782832275160 |
| Pages | 457 |
| File size | 4.89 MB |
Build resilient infrastructure, promote inclusive and sustainable industrialization and foster innovation