IEC 62530:2011 Withdrawn
SystemVerilog - Unified Hardware Design, Specification, and Verification Language
Abstract
IEC 62530:2011(E) Provides a unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL. This publication has the status of a double logo IEEE/IEC standard.
Additional information
Publication type | International Standard |
---|---|
Publication date | 2011-05-19 |
Withdrawal date | 2021-07-26 |
Edition | 2.0 |
Available language(s) | English |
TC/SC | TC 91 - Electronics assembly technologyrss |
ICS | 25.040.01 - Industrial automation systems in general |
Stability date | 2021 |
Pages | 1251 |
File size | 10556 KB |
The following test report forms are related:
Share your publications
Learn how to share your publications with your colleagues, using networking options.
Payment information
Our prices are in Swiss francs (CHF). We accept all major credit cards (American Express, Mastercard and Visa, JCB and CUP), PayPal and bank transfers as form of payment.
Keep in touch
Keep up to date with new publication releases and announcements with our free IEC Just Published email newsletter.
Contact customer services
Please send your enquiry by email or call us on +41 22 919 02 11 between 09:00 – 16:00 CET Monday to Friday.